

10-Bit, 60Msps, +3.0V, Low-Power **ADC** with Internal Reference

General Description

The MAX1446 10-bit, +3V analog-to-digital converter (ADC) features a fully differential input, a pipelined 10stage ADC architecture with digital error correction and wideband track and hold (T/H) incorporating a fully differential signal path. This ADC is optimized for lowpower, high dynamic performance applications in imaging and digital communications. The MAX1446 operates from a single +2.7V to +3.6V supply, consuming only 90mW while delivering a 59.5dB signal-tonoise ratio (SNR) at a 20MHz input frequency. The fully differential input stage has a 400MHz, -3dB bandwidth and may be operated with single-ended inputs. In addition to low operating power, the MAX1446 features a 5µA power-down mode for idle periods.

An internal +2.048V precision bandgap reference is used to set the ADC full-scale range. A flexible reference structure allows the user to supply a buffered. direct or externally derived reference for applications requiring increased accuracy or a different input voltage range.

Lower and higher speed, pin-compatible versions of the MAX1446 are also available. Refer to the MAX1444 data sheet for a 40Msps version and the MAX1448 data sheet for a 80Msps version.

The MAX1446 has parallel, offset binary, three-state outputs that can be operated from +1.7V to +3.3V to allow flexible interfacing. The device is available in a 5x5mm, 32-pin TQFP package and is specified over the extended industrial (-40°C to +85°C) temperature range.

Applications

Ultrasound Imaging **CCD** Imaging Baseband and IF Digitization Digital Set-Top Boxes Video Digitizing Applications


Features

- ♦ Single +3.0V Operation
- **♦ Excellent Dynamic Performance** 59.5dB SNR at f_{IN} = 20MHz 73dB SFDR at f_{IN} = 20MHz
- **♦ Low Power:** 30mA (Normal Operation) 5µA (Shutdown Mode)
- ♦ Fully Differential Analog Input
- ♦ Wide 2Vp-p Differential Input Voltage Range
- ♦ 400MHz -3dB Input Bandwidth
- ♦ On-Chip +2.048V Precision Bandgap Reference
- **♦** CMOS-Compatible Three-State Outputs
- ♦ 32-Pin TQFP Package

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1446EHJ	-40°C to +85°C	32 TQFP

Functional Diagram



ABSOLUTE MAXIMUM RATINGS

V _{DD} , OV _{DD} to GND	0.3V to +3.6V
OGND to GND	0.3V to +0.3V
IN+, IN- to GND	0.3V to V _{DD}
REFIN, REFOUT, REFP,	
REFN, and COM to GND	0.3V to $(V_{DD} + 0.3V)$
OE, PD, CLK to GND	0.3V to $(V_{DD} + 0.3V)$
D9-D0 to GND	0.3V to $(OV_{DD} + 0.3V)$

Continuous Power Dissipation ($T_A = +70$	0°C)
32-Pin TQFP (derate 11.1mW/°C abov	/e +70°C)889mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=+3.0V,~OV_{DD}=+2.7V;~0.1\mu F$ and $1.0\mu F$ capacitors from REFP, REFN, and COM to GND; $V_{REFIN}=+2.048V$, REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{PP}$ (differential with respect to COM), $C_{L}\approx10pF$ at digital outputs, $f_{CLK}=62.5MHz$ (50% duty cycle), $T_{A}=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A}=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY	•						•
Resolution				10			Bits
Integral Nonlinearity	INL	f _{IN} = 7.492MHz			±0.6	±1.9	LSB
Differential Nonlinearity	DNL	No missing codes, fi	N = 7.492MHz		±0.4	±1.0	LSB
Offset Error					<±0.1	±1.7	% FS
Gain Error					0	±2.0	% FS
ANALOG INPUT							
Input Differential Range	VDIFF	Differential or single-	ended inputs		±1.0		V
Common-Mode Voltage Range	Vсом				V _{DD} /2 ± 0.5		V
Input Resistance	RIN	Switched capacitor le	oad		33		kΩ
Input Capacitance	CIN				5		pF
CONVERSION RATE							
Maximum Clock Frequency	fCLK			60			MHz
Data Latency					5.5		Cycles
DYNAMIC CHARACTERISTICS	$(f_{CLK} = 62.5)$	MHz, 4096 point FFT)					
		$f_{IN} = 7.492MHz$		57.2	59.5		
Signal-to-Noise Ratio	SNR	$f_{IN} = 19.943MHz$		57	59.5		dB
		f _{IN} = 39.9MHz (Note 1)			59		
Cianal ta Naisa Blue Distantian		$f_{IN} = 7.492MHz$		57	59.4		
Signal-to-Noise Plus Distortion (up to 5th Harmonic)	SINAD	f _{IN} = 19.943MHz		56.7	59		dB
(up to stiff fairhorne)		f _{IN} = 39.9MHz (Note 1)			58.5		
Spurious-Free Dynamic Range	SFDR	f _{IN} = 7.492MHz	T _A = +25°C	65	74		
			$T_A = T_{MIN}$ to T_{MAX}	62	74		
		$f_{IN} = 19.943MHz$ $T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{MAX}$	T _A = +25°C	65	73		dBc
			62	73			
		f _{IN} = 39.9MHz (Note	1)		71		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=+3.0V,~OV_{DD}=+2.7V;~0.1\mu F$ and $1.0\mu F$ capacitors from REFP, REFN, and COM to GND; $V_{REFIN}=+2.048V,~REFOUT$ connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2Vp$ -p (differential with respect to COM), $C_L\approx 10pF$ at digital outputs, $f_{CLK}=62.5MHz$ (50% duty cycle), $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		f _{IN} = 7.492MHz			-74		
Third-Harmonic Distortion	HD3	f _{IN} = 19.943MHz			-73		dBc
		f _{IN} = 39.9MHz (Note	1)		-71		1
Two-Tone Intermodulation Distortion	IMDTT	$f_1 = 19MHz$ at -6.5d $f_2 = 21MHz$ at -6.5dl			-75		dBc
Third-Order Intermodulation Distortion	IM3	$f_1 = 19MHz$ at -6.5d $f_2 = 21MHz$ at -6.5dl			-75		dBc
		f 7.400MLI=	T _A = +25°C		-70	-64	
		$f_{IN} = 7.492MHz$	$T_A = T_{MIN}$ to T_{MAX}		-70	-61	
Total Harmonic Distortion	THD		T _A = +25°C		-70	-64	dBc
(First 5 Harmonics)		$f_{IN} = 19.943MHz$	TA = TMIN to TMAX		-70	-61	
		f _{IN} = 39.9MHz (Note	I		-69		
Small-Signal Bandwidth		Input at -20dBFS, dit			500		MHz
Full-Power Bandwidth	FPBW	Input at -0.5dBFS, d	•		400		MHz
Aperture Delay	t _{AD}	,	'		1		ns
Aperture Jitter	taj				2		psrms
Overdrive Recovery Time		For 1.5 × full-scale in	iput		2		ns
Differential Gain					±1		%
Differential Phase					±0.25		0
Output Noise		IN+ = IN- = COM			0.2		LSBrms
INTERNAL REFERENCE	•						
Reference Output Voltage	REFOUT				2.048 ±1%		V
Reference Temperature Coefficient	TC _{REF}				60		ppm/°C
Load Regulation					1.25		mV/mA
EXTERNAL REFERENCE							
Positive Reference	REFP	V _{REFIN} = +2.048V			2.012		V
Negative Reference	REFN	V _{REFIN} = +2.048V			0.988		V
Differential Reference Voltage	V _{REF}	VREFP - VREFN, VREFIN = +2.048V		0.98	1.024	1.07	V
REFIN Resistance	R _{REFIN}				>50		ΜΩ
DIGITAL INPUTS (CLK, PD, $\overline{\text{OE}}$)							
	Vii i	CLK		0.8 x V _{DD}			V
Input High Threshold	VIH	PD, OE		0.8 x OV _{DD}			V



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=+3.0V,~OV_{DD}=+2.7V;~0.1\mu F$ and 1.0 μF capacitors from REFP, REFN, and COM to GND; $V_{REFIN}=+2.048V$, REFOUT connected to REFIN through a 10 $k\Omega$ resistor, $V_{IN}=2Vp$ -p (differential with respect to COM), $C_L\approx 10pF$ at digital outputs, $f_{CLK}=62.5MHz$ (50% duty cycle), $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		CLK			0.2 x		
Input Low Threshold	VIL	02.1			V _{DD}	V	
input Low Iniconola	V II.	PD, OE			0.2 x	v	
				0.1	OV _{DD}		
Input Hysteresis	VHYST			0.1		V	
Input Leakage	IIH	$V_{IH} = V_{DD} = OV_{DD}$			±5	μΑ	
, ,	I _I L	V _{IL} = 0			±5	'	
Input Capacitance	CIN			5		рF	
DIGITAL OUTPUTS (D9-D0)						1	
Output Voltage Low	Vol	I _{SINK} = 200μA			0.2	V	
Output Voltage High	VoH	ISOURCE = 200μA	OV _{DD} - 0.2			V	
Three-State Leakage Current	ILEAK	OE = OV _{DD}			±10	μΑ	
Three-State Output Capacitance	C _{OUT}	$\overline{OE} = OV_{DD}$		5		рF	
POWER REQUIREMENTS						ı	
Analog Supply Voltage	V_{DD}		2.7	3.0	3.6	V	
Output Supply Voltage	OV _{DD}	C _L = 10pF	1.7	3.0	3.6	V	
A I O I - O		Operating, f _{IN} = 19.943MHz at -0.5dBFS		30	37	mA	
Analog Supply Current	IVDD	Shutdown, clock idle, PD = \overline{OE} = \overline{OV}		4	15	μΑ	
Output Supply Current	lovdd	Operating, $C_L = 15pF$, $f_{IN} = 19.943MHz$ at -0.5dBFS		7		mA	
		Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$		1	10	μΑ	
D 0 1 D : ::	DODD	Offset		± 0.1		mV/V	
Power-Supply Rejection	PSRR	Gain		± 0.1		%/V	
TIMING CHARACTERISTICS							
CLK Rise to Output Data Valid	t _{DO}	Figure 5 (Note 3)		5	8	ns	
OE Fall to Output Enable	tenable	Figure 5		10		ns	
OE Rise to Output Disable	tDISABLE	Figure 5		1.5		ns	
CLK Pulse Width High	tсн	Figure 6, clock period 16ns		8.3 ± 2.5		ns	
CLK Pulse Width Low	t _{CL}	Figure 6, clock period 16ns		8.3 ± 2.5		ns	
Wake-Up Time	twake	(Note 4)		1.5		μs	


Note 1: SNR, SINAD, THD, SFDR, and HD3 are based on an analog input voltage of -0.5dBFS referenced to a +1.024V full-scale input voltage range.

Note 2: Intermodulation distortion is the total power of the intermodulation products relative to the individual carrier. This number is 6dB better, if referenced to the two-tone envelope.


Note 3: Digital outputs settle to V_{IH}, V_{IL}.

Note 4: With REFIN driven externally, REFP, COM, and REFN are left floating while powered down.


Typical Operating Characteristics





Typical Operating Characteristics (continued)





Typical Operating Characteristics (continued)




























Typical Operating Characteristics (continued)

















Pin Description

PIN	NAME	FUNCTION
1	REFN	Lower Reference. Conversion range is \pm (V _{REFP} - V _{REFN}). Bypass to GND with a >0.1 μ F capacitor.
2	COM	Common-Mode Voltage Output. Bypass to GND with a >0.1µF capacitor.
3, 9, 10	VDD	Analog Supply Voltage. Bypass to GND with a capacitor combination of 2.2 μ F in parallel with 0.1 μ F.
4, 5, 8, 11, 14, 30	GND	Analog Ground
6	IN+	Positive Analog Input. For single-ended operation, connect signal source to IN+.
7	IN-	Negative Analog Input. For single-ended operation, connect IN- to COM.
12	CLK	Conversion Clock Input
13	PD	Power-Down Input High: power-down mode Low: normal operation
15	ŌĒ	Output Enable Input High: digital outputs disabled Low: digital outputs enabled
16–20	D9-D5	Three-State Digital Outputs D9–D5. D9 is the MSB.
21	OV _{DD}	Output Driver Supply Voltage. Bypass to GND with a capacitor combination of 2.2µF in parallel with 0.1µF.
22	T.P.	Test Point. Do not connect.
23	OGND	Output Driver Ground
24–28	D4-D0	Three-State Digital Outputs D4–D0. D0 is the LSB.
29	REFOUT	Internal Reference Voltage Output. May be connected to REFIN through a resistor or a resistor-divider.
31	REFIN	Reference Input. $V_{REFIN} = 2 \times (V_{REFP} - V_{REFN})$. Bypass to GND with a >0.01 μ F capacitor.
32	REFP	Upper Reference. Conversion range is $\pm (V_{REFP}$ - $V_{REFN}).$ Bypass to GND with a >0.1 μF capacitor.

Detailed Description

The MAX1446 uses a 10-stage, fully differential, pipelined architecture (Figure 1) that allows for high-speed conversion while minimizing power consumption. Each sample moves through a pipeline stage every half-clock cycle. Counting the delay through the output latch, the clock-cycle latency is 5.5.

A 1.5-bit (2-comparator) flash ADC converts the held input voltage into a digital code. The following digital-to-analog converter (DAC) converts the digitized result back into an analog voltage, which is then subtracted from the original held input signal. The resulting error signal is then multiplied by two, and the product is passed along to the next pipeline stage where the process is repeated until the signal has been processed by all 10 stages. Each stage provides a 1-bit resolution. Digital error correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes.

Input Track-and-Hold Circuit

Figure 2 displays a simplified functional diagram of the input T/H circuit in both track and hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuit samples the input signal onto the two capacitors (C2a and C2b). S2a and S2b set the common mode for the amplifier




Figure 1. Pipelined Architecture—Stage Blocks

input. The resulting differential voltage is held on C2a and C2b. S4a, S4b, S5a, S5b, S1, S2a, and S2b are then opened before S3a, S3b and S4c are closed, connecting capacitors C1a and C1b to the amplifier output, and S4c is closed. This charges C1a and C1b to the same values originally held on C2a and C2b. This value is then presented to the first stage quantizer and isolates the pipeline from the fast-changing input. The wide-input-bandwidth T/H amplifier allows the MAX1446 to track and sample/hold analog inputs of high frequencies beyond Nyquist. The analog inputs (IN+ and IN-) can be driven either differentially or single ended. It is recommended to match the impedance of IN+ and IN- and set the common-mode voltage to midsupply (VDD/2) for optimum performance.

Analog Input and Reference Configuration

The MAX1446 full-scale range is determined by the internally generated voltage difference between REFP (VDD/2 + VREFIN/4) and REFN (VDD/2 - VREFIN/4). The ADC's full-scale range is user adjustable through the REFIN pin, which provides a high input impedance for this purpose. REFOUT, REFP, COM (VDD/2), and REFN are internally buffered, low-impedance outputs.




Figure 2. Internal T/H Circuit

The MAX1446 provides three modes of reference operation:

- Internal reference mode
- Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, the internal reference output (REFOUT) can be tied to the REFIN pin through a resistor (e.g., $10k\Omega$) or resistor-divider if an application requires a reduced full-scale range. For stability purposes, it is recommended to bypass REFIN with a >10nF capacitor to GND.

In buffered external reference mode, the reference voltage levels can be adjusted externally by applying a stable and accurate voltage at REFIN. In this mode, REFOUT may be left open or connected to REFIN through a >10k Ω resistor.

In unbuffered external reference mode, REFIN is connected to GND, thereby deactivating the on-chip buffers of REFP, COM, and REFN. With their buffers shut down, these pins become high impedance and can be driven by external reference sources.

Clock Input (CLK)

The MAX1446 CLK input accepts CMOS-compatible clock signals. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). In particular, sampling occurs on the falling edge of the clock signal, mandating this edge to provide lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the ADC as follows:

SNR = $20\log (1/2\pi f_{IN}t_{AJ})$

where $f_{\mbox{\scriptsize IN}}$ represents the analog input frequency, and $t_{\mbox{\scriptsize AJ}}$ is the time of the aperture jitter.

Clock jitter is especially critical for undersampling applications. The clock input should always be considered as an analog input and routed away from any analog input or other digital signal lines.

The MAX1446 clock input operates with a voltage threshold set to $V_{DD}/2$. Clock inputs with a duty cycle other than 50% must meet the specifications for high and low periods as stated in the *Electrical Characteristics*. See Figures 3a, 3b, 4a, and 4b for the relationship between spurious-free dynamic range (SFDR), signal-to-noise ratio (SNR), total harmonic distortion (THD), or signal-to-noise plus distortion (SINAD) versus duty cycle.

Output Enable (OE), Power-Down (PD), and Output Data (D0-D9)

All data outputs, D0 (LSB) through D9 (MSB), are TTL/CMOS-logic compatible. There is a 5.5 clock-cycle latency between any particular sample and its valid output data. The output coding is straight offset binary (Table 1). With $\overline{\text{OE}}$ and PD (power-down) high, the digital output enters a high-impedance state. If $\overline{\text{OE}}$ is held low with PD high, the outputs are latched at the last value prior to the power-down.

The capacitive load on the digital outputs D0–D9 should be kept as low as possible (<15pF) to avoid large digital currents that could feed back into the analog portion of the MAX1446, degrading its dynamic performance. The use of buffers on the ADC's digital outputs can further isolate the digital outputs from heavy capacitive loads.

To further improve the dynamic performance of the MAX1446 small series resistors (e.g. 100Ω) may be added to the digital output paths, close to the ADC.

Figure 5 displays the timing relationship between output enable and data output valid, as well as power-down/wake-up and data output valid.

System Timing Requirements

Figure 6 shows the relationship between the clock input, analog input, and data output. The MAX1446 samples at the falling edge of the input clock. Output data is valid on the rising edge of the input clock. The output data has an internal latency of 5.5 clock cycles.

Table 1. MAX1446 Output Code for Differential Inputs

DIFFERENTIAL INPUT VOLTAGE*	DIFFERENTIAL INPUT	STRAIGHT OFFSET BINARY
V _{REF} × 511/512	+Full Scale -1LSB	11 1111 1111
V _{REF} × 510/512	+Full Scale -2LSB	11 1111 1110
V _{REF} × 1/512	+1LSB	10 0000 0001
0	Bipolar Zero	10 0000 0000
- V _{REF} × 1/512	-1LSB	01 1111 1111
- V _{REF} × 511/512	Negative Full Scale + 1LSB	00 0000 0001
- V _{REF} × 512/512	Negative Full Scale	00 0000 0000






Figure 3a. SFDR vs. Clock Duty Cycle (Differential Input)




Figure 3b. SNR vs. Clock Duty Cycle (Differential Input)

Figure 6 also shows the relationship between the input clock parameters and the valid output data.

_Applications Information

Figure 7 shows a typical application circuit containing a single-ended to differential converter. The internal reference provides a VDD/2 output voltage for level shifting purposes. The input is buffered and then split to a voltage follower and inverter. A lowpass filter follows the op amps to suppress some of the wideband noise associated with high-speed op amps. The user may select the




Figure 4a. THD vs. Clock Duty Cycle (Differential Input)




Figure 4b. SINAD vs. Clock Duty Cycle (Differential Input)

 R_{ISO} and C_{IN} values to optimize the filter performance to suit a particular application. For the application in Figure 7, an R_{ISO} of 50Ω is placed before the capacitive load to prevent ringing and oscillation. The 22pF C_{IN} capacitor acts as a small bypassing capacitor.

Using Transformer Coupling

An RF transformer (Figure 8) provides an excellent solution for converting a single-ended source signal to a fully differential signal, required by the MAX1446 for optimum performance. Connecting the transformer's center tap to COM provides a $V_{DD}/2$ DC level shift to

the input. Although a 1:1 transformer is shown, a stepup transformer may be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, may also improve the overall distortion.

In general, the MAX1446 provides better SFDR and THD with fully differential input signals than single-ended drive, especially for very high input frequencies. In differential input mode, even-order harmonics are lower since both inputs (IN+, IN-) are balanced, and each of the inputs only requires half the signal swing compared to single-ended mode.

Single-Ended AC-Coupled Input Signal

Figure 9 shows an AC-coupled, single-ended application. The MAX4108 op amp provides high speed, high

bandwidth, low noise, and low distortion to maintain the integrity of the input signal.

Grounding, Bypassing, and Board Layout

The MAX1446 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface-mount devices for minimum inductance. Bypass VDD, REFP, REFN, and COM with two parallel 0.1µF ceramic capacitors and a 2.2µF bipolar capacitor to GND. Follow the same rules to bypass the digital supply (OVDD) to OGND. Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Consider using a split ground plane arranged to match the physical location of the analog ground (GND) and the digital




Figure 5. Output Enable Timing




Figure 6. System and Output Timing Diagram




Figure 7. Typical Application Circuit for Single-Ended to Differential Conversion

output driver ground (OGND) on the ADC's package.

The two ground planes should be joined at a single point so that the noisy digital ground currents do not interfere with the analog ground plane. The ideal location of this connection can be determined experimentally at a point along the gap between the two ground planes that produces optimum results. Make this connection with a low-value, surface-mount resistor (1 Ω to 5 Ω), a ferrite bead, or a direct short. Alternatively, all ground plane is sufficiently isolated from any noisy, digital systems ground plane (e.g., downstream output buffer or DSP ground plane). Route high-speed digital

signal traces away from sensitive analog traces. Keep all signal lines short and free of 90° turns.

Static Parameter Definitions Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the endpoints of the transfer function once offset and gain errors have been nullified. The MAX1446's static linearity parameters are measured using the best-straight-line fit method.




Figure 8. Using a Transformer for AC-Coupling

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

Dynamic Parameter DefinitionsAperture Jitter

Figure 10 depicts the aperture jitter (t_{AJ}), which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 10).

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (rms value) to the rms quantization error (residual error). The ideal, theoretical minimum A/D noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR_{(MAX)} = (6.02 \times N + 1.76)dB$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the rms signal to the rms noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the rms signal to all spectral components minus the fundamental and the DC offset.

Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB is computed from:




Figure 9. Single-Ended AC-Coupled Input




Figure 10. T/H Aperture Timing

Total Harmonic Distortion (THD)

THD is typically the ratio of the rms sum of the input signal's first five harmonics to the fundamental itself. This is expressed as:

THD =
$$20 \times \log \left(\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2} / V_1 \right)$$

where V_1 is the fundamental amplitude, and V_2 through V_5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the rms amplitude of the fundamental (maximum signal component) to the rms value of the next largest spurious component, excluding DC offset.

Intermodulation Distortion (IMD)


The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -6.5dB full scale, and their envelope is at -0.5dB full scale.

Chip Information

TRANSISTOR COUNT: 5684

PROCESS: CMOS

Pin Configurations (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.